vertcl

VerTcl is a (non-synthesizable) Tcl implementation in VHDL.

http://kevinpt.github.io/vertcl/